

OFFICE OF THE PRINCIPAL, N.V.SOCIETY'S POLYTECHNIC, GULBARGA
NOV-DEC 2025 PRACTICAL EXAMINATION TIME – TABLE
Electronics & Communication Dept.

Sl.No.	Day/Date	Time	Subject with Code	Course/ Class	Batch NO.	Register No.	Total
1	26.11.2025 Wednesday	9am to 12noon	ANALOG ELECTRONICS LAB (20EC31P)	III SEM	I	323EC24001,2,3,5,6,7,9,10,11, 12,14,15,18	15
		12noon to 3pm	ANALOG ELECTRONICSLAB (20EC31P)	III SEM	II	323EC24021,22,23,25,26,27,28 ,29,30,31,32,33 .25301,302,303	15
2	27.11.2025 Thursday	9am to 12noon	LOGIC DESIGN WITH VERILOG Lab (20EC32P)	III SEM	I	323EC24001,2,3,5,6,7,9,10,11, 12,14,15,18	15
		12noon to 3pm	LOGIC DESIGN WITH VERILOG Lab (20EC32P)	III SEM	II	323EC24021,22,23,25,26,27,28 ,29,30,31,32,33 .25301,302,303	15
3	28.11.2025 Friday	9am to 12noon	COMMUNICATION SYSTEMS LAB (20EC33P)	III SEM	I	323EC24001,2,3,5,6,7,9,10, 11,12,14,15,18	15
		12noon to 3pm	COMMUNICATION SYSTEMS LAB (20EC33P)	III SEM	II	323EC24021,22,23,25,26,27,28 ,29,30,31,32,33 .25301,302,303	15
4	29.11.2025 Saturday	9am to 12noon	EMTT Lab(20EC34P)	III SEM	I	323EC24001,2,3,5,6,7,9,10,11, 12,14,15,18	15
		12noon to 3pm	EMTT Lab(20EC34P)	III SEM	II	323EC24021,22,23,25,26,27,28 ,29,30,31,32,33 .25301,302,303	15

[Signature]
HOD
Head of the Dept.
Electronics & Communication Engg.
N.V.S. Polytechnic
GULBARGA.

[Signature]
PRINCIPAL
N.V. Society's
Polytechnic, GULBARGA

OFFICE OF THE PRINCIPAL, N.V.SOCIETY'S POLYTECHNIC, GULBARGA
NOV-DEC 2025 PRACTICAL EXAMINATION TIME – TABLE

Electronics & Communication DEPT.

Sl.No.	Day/Date	Time	Subject with Code	Course/Class	Batch NO.	Register No.	Total
1	01.12.2025 Monday	9am to 12am	IIOT 20EC52I	V Sem	I	323EC23001,3,5,6,7,9 10,11,12,14,15,19,20 21,22,23,24	17
						323EC23027,28,29,30 31,32,33,34,24301,2, 3,4,5,6,24701,351EC2	
		12:30pm to 2	IIOT 20EC52I	V Sem	II	3018	16

K. H. Pandey
Head of the Dept.
Electronics & Communication Dept.
N. V. S. Polytechnic
GULBARGA.

P. K. S.
PRINCIPAL
N.V. Society's
Polytechnic, GULBARGA

OFFICE OF THE PRINCIPAL, N.V.SOCIETY'S POLYTECHNIC, GULBARGA
APRIL-MAY 2025 PRACTICAL EXAMINATION TIME - TABLE
Electronics & Communication DEPT.

Sl. No	Day/Date	Time	Subject with Code	Course/Class	Batch NO.	Register No.	Total
1	1.12.2025 MONDAY	9am to 12noon	IT Skill Lab(25CS01I)	I Sem EC	I	323EC25001- 323EC24016	16
		12noon to 3pm	IT Skill Lab(20CS01P)	I Sem EC	II	323EC25017- 323EC25032	16
						323EC25001- 323EC25016	16
2	2.12.2025 Tuesday	9am to 12noon	FEEE LAB(25EE01I)	I Sem EC	I	323EC25017- 323EC25032	16
		12noon to 3pm	FEEE LAB(25EE01I)	I Sem EC	II	323EC25032	1
	2.12.2025	3PM-6PM	EMBEDDED SYSTEMS(20EC44P)	IV EC	III	323EC23022	
3	TUESDAY		FEEE LAB(25EE01I)	I Sem EC	I	323CS25001- 323CS25021	21
4	3.12.2025 Wednesday	9am to 12noon	FEEE LAB(25EE01I)	I Sem EC	I	323EC25022- 323EC25042	21
		12noon to 3pm	FEEE LAB(25EE01I)	I Sem EC	II	323EC25042	

[Signature]
Head of the Dept.
Electronics & Communication Engg
N. V. S. Polytechnic
GULBARGA

[Signature]
PRINCIPAL A.
N.V. Society's
Polytechnic, GULBARGA